Total No. of Pages : 2

Seat No.

> T.E. (Electronics Engg.) (Semester - VI) Examination, May - 2019 **VIDEO ENGINEERING (Paper - II)** Sub. Code : 66852

Day and Date : Wednesday, 15 - 05 - 2019

Time : 10.00 a.m. to 01.00 p.m.

- **Instructions :** 1) All questions are compulsory.
 - 2) Use suitable assumptions if required.
 - 3) Draw necessary figures on right side of answer sheet.

SECTION - I

Q1) Solve any THREE.

- State CCIR-B standards for video broadcasting. a)
- b) Draw the block diagram of NTSC decoder and write function of each block.
- c) With suitable diagram describe how colour difference signals are generated.
- Why the colour information requires less bandwidth than black and white d) information? What is additive mixing?
- Draw suitable diagram and explain microphone and speaker. e)
- **Q2)** Solve any TWO.
 - Explain optical recording and reproduction. a)
 - What is Scanning? State and explain advantages of Interlace scanning. b)
 - Draw and explain Composite video signal for cross hatch pattern. c)

Q3) Solve any TWO.

- What is compatibility and reverse compatibility? Explain the requirements a) to have system compatible.
- Explain with suitable figures the need of VSB in video broadcasting. **b**)
- Compare Delta gun and Trinitron picture tubes for its merit and demerits. c)

Total Marks : 100

[18]

[16]

[16]

P.T.O.

[18]

SECTION - II

Q4) Answer any THREE sub questions.

- a) Explain the composition of D MAC packet signal in details and indicate whether these can be conveyed on cable T.V. and how?
- b) Discuss the compatibility problems in HD T.V. and explain the MUSE system for digital encoding of the signals.
- c) Explain how a conducting matrix is created with the liquid crystal panel to reach each cell for passing charge through it. How this result in the creation of black and white areas called gray scale?
- d) With the help of suitable block diagram explain the working of the block converter.

Q5) Answer any TWO sub questions.

- a) Draw the block diagram of video processor VPU-2203 and explain digital signal processing carried out in it (ITT).
- b) Draw and explain the construction of LCD panels used for television.
- c) With the help of suitable diagram explain the working of the satellite T.V.
- **Q6)** Answer any TWO sub questions.
 - a) Draw the block diagram of deflection processor DPU-2553 and explain digital processing carried out in it (ITT)
 - b) Draw the structure of the plasma display panel (PDP) used for the television and explains its working.
 - c) How CCTV system is different from regular T.V. broadcast? Enumerate various applications of this system of television. Describe with suitable block diagrams various methods employed to feed /transmit video signal to different Monitors/Receivers.

ふふう -2-

[16]

Total Marks : 100

T.E. (Electronics and Telecommunication) (Part-III) (Semester - VI) Examination, May - 2019 VLSI DESIGN

Sub. Code: 66917

Day and Date : Wednesday, 15-05 - 2019 Time : 10.00 a.m. to 1.00 p.m.

Instructions : 1) All main questions are compulsory.

- 2) Figures to the right indicate full marks.
- 3) Assume suitable data if necessary.
- 4) Draw diagrams and Truth Tables wherever necessary.

Q1) Attempt any three of the following.

- List important features and capabilities of VHDL. a)
- **b**) Write entity diagram, truth table and VHDL code for 4:1 Multiplexer using "case" statements.
- c) Explain operators in VHDL with suitable example.
- Write entity diagram, truth table and VHDL code for D Flip-flop with d) (synchronous reset.

Q2) Attempt any two of the following.

- a) Draw and explain VLSI Design Flow.
- What is Package in VHDL? With the help of proper syntax and example b) explain package body and package declaration.
- c) Write VHDL code for full adder using all three styles of modeling.

Q3) Answer any two of the following.

- What are the different forms of wait statement? Explain with example. a)
- Design a Mealy machine for sequence detector to detect overlapping b) sequence 1011. Write VHDL code for the same.
- Explain attributes in VHDL with example. c)

P.T.O.

Seat No.

[3×6=18]

[2×8=16]

[2×8=16]

- **Q4)** Attempt any three of the following.
 - a) Briefly explain about Data Types in Verilog with examples.
 - b) Write entity diagram, truth table and Verilog code for 2:4 decoder.
 - c) Draw physical structure of MOS Transistor (MOSFET). Explain the V-I characteristics of the same.
 - d) Write a Verilog code for JK flipflop. Provide preset and clear inputs.
 - e) Write schematic and layout/stick diagram for $Y = \overline{AB + C}$.
- **Q5)** Answer any two of the following.
 - a) Derive the expression for Drain current I_D of MOSFET in.
 - i) Linear/Resistive region ii) Saturation region
 - b) Draw and explain briefly architectural block diagram of XC9500 CPLD.
 - c) Draw the neat circuit diagram for Configurable Logic Block (CLB) used in Spartan 3E series of Xilinx make FPGA. Explain functionality of each block used inside.
- **Q6)** Attempt any two of the following.
 - a) Explain the following methodologies for testing combinational circuits. Take an example for each.
 - i) Stuck-at-Fault Models ii) Path sensitization
 - b) With neat diagram explain the concept of Built-In-Self-Test used for testing digital ICs.
 - c) Write a VHDL/Verilog code for Write VHDL code for up down counter using control input up/down.

[2×8=16]

[2×8=16]

 \mathbf{OOOO}

SV - 170 **Total No. of Pages : 2**

Seat No.

T.E. (Electronics) (Semester - V) (Revised) Examination, May - 2019 **VLSI DESIGN**

Sub. Code : 66283

Day and Date : Monday, 06 - 05 - 2019

Time : 02.30 p.m. to 05.30 p.m.

Instructions : 1) All questions are compulsory.

- 2) Figures to right indicate full marks.
- 3) Assume suitable data if required.

Q1) Attempt any three :

- With a suitable example describe package and configuration in VHDL. a)
- Explain relational, concatination & logical opetrators in VHDL. b)
- Explain different object types in VHDL. c)
- d) Explain IEEE std.logic values in VHDL.

Q2) Attempt any two :

- Write VHDL code for 8-bit comparator. a)
- b) Write VHDL code for BCD to 7-segment decoder driver with common cathod type of display.
- Write VHDL code for 3:8 decoder using 2:4 decoder. c)

Q3) Attempt any two :

- What meta-stability and syncronizer failure? Explain in detail. a) 12000
- b) Write VHDL code for 4-bit binary counter.
- c) Write VHDL code for divide by ten down counter.

Total Marks : 100

[16]

[16]

[18]

P.T.O.

- *Q4*) Attempt any three :
 - a) Describe general form of if- then- else and case statements.
 - b) Design two phase clock generator using VHDL code to generate 100KHz square wave output with i) 70% duty cycle ii) 50% duty cycle.
 - c) With a suitable example explain different types of wait statements.
 - d) Draw the waveforms for following statements of Z1, Z2 & Z3. Given input signal X is as showen in the waveforms.
 - Z1 < = transport X after 10 ns;
 - Z2 < = X after 10 ns;
 - Z3 < = reject 4 ns X after 10 ns;



Q5) Attempt any two :

- a) Describe in detail general datapath using ALU.
- b) Implement the datapath for summation of n numbers.

Where n is 8-bit input no. Datapath should output the SUM. Generate the control words.

- c) Draw flow chart & explain event driven simulation.
- *Q6*) Attempt any two :
 - a) Draw and explain SPARTAN-II CLB slice.
 - b) Explain arrangement of testing multiple circuits using BILBOs.
 - c) Explain with produt term allocator in CPLD.

SUK-1868 SUK-18E X X X (-2-

[16]

SV - 175 Total No. of Pages : 3

T.E. (Electronics Engineering) (Semester - VI) (Revised) Examination, May - 2019 POWER ELECTRONICS Sub. Code : 66853

Day and Date : Friday, 17 - 05 - 2019

Time : 10.00 a.m. to 01.00 p.m.

- Instructions : 1) All questions are compulsory.
 - 2) Figures to the right indicate full marks.
 - 3) Assume suitable data if necessary.

SECTION - I

Q1) Attempt any three of the following :

- a) Draw and explain constructional detail, working & VI characteristics of Depletion MOSFET.
- b) With the help of waveform and circuit diagram explain class C commutation technique.
- c) Explain why isolation is required and How it is achieved using pulse transformer.
- d) Define, latching current, Holding current, forward breakover voltage, with reference to SCR.

Q2) Solve any two:

- a) Derive the equation of source current of single phase full controlled converter with RL load using Fourier analysis.
- b) With the help of Block diagram and waveform explain cosine wave firing circuit for single phase bridge controlled converter.
- c) Explain in detail dynamic characteristics of SCR during turn off.

Total Marks : 100

[18]

[16]

14.01

Seat No.

[16]

[16]

[16]

- *Q3*) Attempt any two:
 - a) With the help of circuit diagram explain how dv/dt and di/dt protection is achieved in SCR.
 - b) With the help of circuit diagram and waveform explain. How free wheeling action is inherent in single phase semiconverter with RL load. (Assume continuous current mode of operation).
 - c) A single phase full converter supply to resistive load. Then calculate the following performance parameter. For supply voltage of 230V firing angle $\alpha = \pi/6$, R= 10 Ω . then find out
 - i) Average output voltage
 - ii) Supply rms current
 - iii) Supply fundamental current
 - iv) Displacement factor

SECTION - II

Q4) Solve any two :

- a) Explain the operation of four-quadrant chopper.
- b) State and explain control techniques of chopper.
- c) A step-up chopper has an i/p voltage 200V and output voltage of 600V. If conduction time of thyristor is 200 µsec, calculate
 - i) chopping frequency.
 - ii) if pulse width is halved for operation find new output voltage.
- *Q5)* Solve any two :
 - a) Derive the following expression for single phase half-bridge voltage source inverter.
 - i) RMS output voltage.
 - ii) Instantaneous output voltage.
 - iii) nth harmonic component

[18]

- Explain any one harmonic reduction technique of inverter. b)
- A single phase half-bridge inverter has a resistive load of 15Ω and centerc) SUK-242 tap dc i/p voltage is 96 V. Determine
 - RMS value of o/p voltage. i)
 - Fundamental component of o/p voltage. ii)
 - iii) Fundamental power consumed by load.
 - iv) RMS power consumed by load.
- **Q6)** Solve any three :
 - Explain switch mode AC power supply. a)
 - Draw and explain light dimmer using diac and triac. b)
 - Draw and explain operation of battery charger. c)
 - Block diagram of on line and off line UPs. d)



жжж



Total Marks : 100

T.E. (Electronics) (Semester - V) Examination, April - 2019 SIGNALS AND SYSTEMS Sub. Code : 66280

Day and Date : Thursday, 25 - 04 - 2019

Time : 02.30 p.m. to 05.30 p.m.

Instructions : 1) All questions are compulsory.

- 2) Figures to the right indicate full marks.
- 3) Assume necessary data, wherever required.

SECTION - I

- *Q1*) Solve any two:
 - a) Identify whether the following signals are energy signal, power signal or neither of two

i)
$$x(t) = tu(t)$$

ii)
$$\mathbf{x}[n] = \left(\frac{1}{3}\right)^n . u[n]$$

b) Sketch and label following



- i) x(-t/2)
- ii) x(t+3)
- iii) x(3-t)
- iv) x(t)+x(-t)
- c) Find the convolution of following signals by analytical method and plot the result.

$$x[n] = [1, 4, 3, 2]$$
 and $h[n] = [1, 3, 2, 1]$





P.T.O.

tue

[18]

[16]

- Q2) Solve any two :
 - a) Determine even and odd part of the following signals



b) Determine the stability and causality of following linear Time Invarient systems whose impulse responses are.

i)
$$h(t) = e^{-3t} u(t-2)$$
 ii) $h[n] = a^n u[n-1]$

c) State and explain convolution properties for both C, T, and D.T.

Q3) Solve any three :

- a) What is Interpolation? What are its methods? Explain band limited method.
- b) Explain sampling theorem in detail.
- c) Determine the Nyquist sampling rate and interval for following signals i) $x(t) = 3\cos(1000 \pi t) + 2\sin(2000 \pi t)$ ii) $x(t) = (4000 \pi t)$
- d) Determine whether the following signals are periodic/aperiodic. If periodic find fundamental period.

i)
$$x(t) = 2\cos(3\pi t) + 7\sin(9t)$$

ii)
$$x[n] = \cos\left(\frac{\pi}{4}n\right) . \sin\left(\frac{\pi}{2}n\right)$$

SECTION - II

Q4) Solve any two :

- a) Compute FT of the following and plot amplitude spectrum $x(t) = e^{-a|t|}$ a > 0
- b) Find the inverse ZT of the following by power series expansion method

$$X[Z] = \frac{4z}{(z^2 - 3z + 2)} roc |z| > 2$$

c) Explain the properties of DTFT.

[16]

- Q5) Solve any two :
 - a) Find ZT of following and determine ROC

i)
$$x[n] = [2, -1, 0, 3, 4]$$

ii) $x[n] = [1, -2, 3, -1, 2]$

- b) Find the IDFT of X[K] = [4,3,2,1] and DFT of $x[n] = cos(\pi n)$
- c) Explain all properties of ROC.
- Q6) Solve any two :
 - a) Draw the direct form II realization of following system $y[n] = 2 \ y[n-1] + 3y[n-2] + x[n] + 3x[n-1] + 2x[n-2]$
 - b) Draw the direct form I realization of following system represented by

transfer function H[Z] =
$$\frac{1 - z^{-1}}{1 - \frac{1}{2}z^{-1} + \frac{1z^{-2}}{4}}$$
.

c) With a suitable example derive general expression of linear constant coefficient differential equation of CTLTI system.

$$\diamond \diamond \diamond \diamond$$

Total No. of Pages : 3

T.E. (Electronics) (Semester - V) Examination, May - 2019 ELECTROMAGNETIC ENGINEERING

Sub. Code : 66282

Day and Date : Friday, 03 - 05 - 2019

Time : 02.30 p.m. to 05.30 p.m.

- Instructions : 1) All questions are compulsory.
 - 2) Figures to the right indicate full marks.
 - 3) Assume suitable data if necessary.
 - 4) Use of nonprogrammable calculator is allowed.

SECTION - I

Q1) Attempt any two :

- a) Given the points $P(\rho = 5, \phi = 60^\circ, z = 2)$ and $Q(\rho = 2, \phi = 110^\circ, z = -1)$:
 - i) Find the distance $|R_{PO}|$;
 - ii) Give a unit vector in Cartesian coordinators at P that is directed towards Q;
 - iii) Give a unit vector in cylindrical coordinates at P that is directed towards Q.
- b) Find the electric field intensity \overline{E} at a point P due to infinite line charge distribution along the z-axis.

c) Prove the point from of ampere's law i.e. $\nabla \times \overline{H} = \overline{j}$.

- Q2) Attempt any two :
 - a) Given points are M(6, 2, -3), N(-2, 3, 0), and P(-4, 6,5). Find
 - i) The area of the triangle they define :
 - ii) A unit vector perpendicular to this triangular surface;
 - iii) A unit vector bisecting the interior angle of triangle at M.
 - b) Find the force on a 100 μ C charge at (0, 0, 3)m. If four like charges of 20 μ C are located on the x and y axis at ± 4m.
 - c) Explain the concept of vector magnetic potential hence show that

 $\overline{\mathbf{A}} = \int_{vol} \frac{\mu \overline{J} dv}{4\pi r} \, .$

Total Marks : 100

[**16**]

[16]

P.T.O.

[16]

[16]

Q3) Answer any three :

- a) Find $\overline{A}+\overline{B}$, $\overline{A}-\overline{B}$, $\overline{A}.\overline{B}$ angles between \overline{A} and $\overline{B} \overline{A} \times \overline{B}$, unit vector normal to \overline{A} and \overline{B} where $\overline{A} = 5a_x + a_y + 3a_z$ and $\overline{B} = 2a_x + 2a_y + 2a_z$.
- b) Find the electric charge required on the earth and moon to balance their gravitational attraction if the charge on the earth is 10time that on the moon

Data : $G = 6.7 \times 10^{-11} \text{ N-m}^2/\text{kg}^2$,

M1=Mass of the Earth = 6×10^{24} kg.

M2=Mass of the moon = 6.7×10^{22} kg.

- c) Find the magnetic field intensity \overline{H} at a point P at a distance Z along the Z axis due to circular loop which carries a current of I amperes.
- d) Prove that $\nabla_{.}\overline{D} = \rho v$.

SECTION - II

- Q4) Solve any two :
 - a) The circular loop conductor lies in the z = 0 plane, has a radius of 0.1 meter and resistance of 5 ohm. Given $\overline{B} = 0.20 \sin 10^3 t \overline{a}_z$ (T), determine the current in the loop.
 - b) Discuss in detail Maxwell's equations for harmonically varying fields.
 - c) A plane wave traveling in air is normally incident on a material with $\varepsilon_r = 4$ and $\mu_r = 1$. Find the reflection and transmission coefficients.
- Q5) Solve any two :
 - a) Derive Helmholtz's equations for conducting media in plane wave propagation.
 - b) The electric field amplitude of a uniform plane wave propagating in the z direction in the free-space is 250V/m. If E x = E x and ω = 1.00Mrad/s, find :
 - i) The frequency;
- ii) The wavelength;
- iii) The period
- v) The impedance
- iv) The phase shift constant and

[18]

c) A lossless transmission line is 80cm long and operates at a frequency of 600 MHz. The line parameters are $L = 0.25 \mu$ H/m and C = 100 pF/m. Find the characteristic impedance, the phase constant, and the phase velocity.

 $\sim \sim \sim \sim$

Q6) Solve any three :

- a) Comparison between circuit theory and field theory.
- b) Infinite line
- c) Single stub matching
- d) Smith chart

SUK-16109

SUK-46109

SUK-46109

SUK-46109

SV - 168

Total No. of Pages : 2

T.E. (Electronics Engg.) (Semester - V) (Revised) Examination, April - 2019 MICROCONTROLLERS Sub. Code : 66281

Day and Date : Saturday, 27 - 04 - 2019 Time : 02.30 p.m. to 05.30 p.m.

Seat

No.

Instructions : 1) All questions are compulsory.

- 2) Assume suitable data if necessary.
- 3) Figures to the right indicate full marks.

SECTION - I

Q1) Answer <u>Any 4</u> of the following.

- a) Draw and explain the format of TCON sfr of 8051.
- b) Compare between 89c51 and 89c52 Microcontrollers.
- c) Explain the PCON SFR with its format.
- d) Explain the rotate instructions of 8051 with suitable example.
- e) Draw port-0 internal structure and explain it briefly.

Q2) Answer <u>Any Two</u> of the following.

- a) Write ASM code to find the sum of 15 numbers stored in XRAM & keep answer in IRAM.
- b) Explain the bit level Boolean instructions of 8051.
- c) Explain the Timer/Counter mode -2 of 8051 with suitable diagram.
- Q3) Answer <u>Any Two</u> of the following.
 - a) Write ASM code to receive the block of data (5 characters) serially at 9600 baud using On- chip UART Port of 8051 and store it in IRAM address 40H onwards.(assume crystal frequency = 12 MHz.)
 - b) Draw and explain interfacing of a seven segment display to 8051.
 - c) Draw a hardware interface of stepper motor to 8051 and explain it in brief.

Total Marks : 100

[16]

[14]

[20]

[20]

SECTION - II

- Q4) Answer <u>Any 4</u> of the following.
 - a) Describe embedded C data types.
 - b) What are the various RESET options available in PIC 16F877? Explain in brief.
 - c) Draw the interfacing of common cathode seven segment display to 8051.
 - d) Write embedded C code to add the contents of Port-0 & Port-1.
 - e) What is the role of watch dog timer? List the SFRs associated to watch dog timer of PICI6F877.

Q5) Answer <u>Any 2</u> of the following.

- a) Draw the interfacing of 4 * 4 Keypad to 8051 and explain how a key closure is detected.
- b) Write assembly language program to add 10 bytes and send the result to Port-A using PIC 16F877 instructions.
- c) Draw a block diagram of Timer-0 module of PIC16F877 and explain in brief.
- **Q6)** Answer <u>Any 2</u> of the following.
 - a) Write assembly language program to swap the nibbles of a data present at PORT-B and send the result to PORT-C using PIC16F877 instructions.
 - b) Draw & explain the program memory map of PIC16F877.
 - c) Draw a block diagram of on-chip ADC of PICl6F877and explain it in brief

 $\Theta \Theta \Theta$

[14]

SV - 177

Total No. of Pages : 3

Seat No.

T.E. (Electronics) (Part - II) (Semester - VI) Examination, May - 2019

Electronic System Design

Sub. Code : 66855

Day and Date : Thursday, 23 - 05 - 2019

Total Marks : 100

Time : 10.00 a.m. to 01.00 p.m.

- Instructions: 1) Draw neat circuit diagram where ever necessary,
 - 2) Clearly specify assumptions if any.
 - 3) Numbers to right indicate full marks
 - 4) Write answers to bits in questions at one place and in sequence. Do not place answers randomly.

SECTION - I

Q1) Answer the following :

- a) Explain various factors affecting reliability of equipment.
- b) Explain with neat circuit diagram, how the SPDT relay (coil rating 5V, 30mA) can be connected to a CMOS logic output (CMOS IC is supplied by 10V Vdd)
- c) List and explain the characteristics of an operational amplifier to be used as high frequency small signal amplifier.
- Q2) Answer any two of the following :
 - a) The output from a load cell changes at 20μ V/kg. The load cell delivers 12mV with no load on the cell. Design a zero and span (gain offset) convertor using an instrumentation amplifier that will output 0V dc when there is no load, and will change at 10m V/kg.
 - b) Design a signal conditioning circuit for RTD PT-100 to get output of 10mV/°C and 0 mV at 0°C, to detect temperature in the range of 0 to 50°C. Output voltage of signal conditioning circuit should be 0 to 0.5V corresponding to range of temp.
 - c) Design a grounded load I to V convertor that will convert 4 to 20mA current signal into a 0 to 5V ground referenced voltage signal.

P.T.O.

[18]

[16]

- *Q3*) Answer any two of the following :
 - a) Explain the I_2C protocol that uses 10 bit addressing. Explain Start and Stop conditions with waveforms, Explain various conditions under which master will terminate communication.
 - b) List and explain the factors responsible for selection of microcontroller used for electronic system.
 - c) Draw a detailed interface diagram to interface 4 no of seven segment LED display nodules to 8051 microcontroller using dynamic display interface. Use Common Anode displays modules, use Port 1 to interface segments 'a' to 'dp' and P2.0 to P2.3 lines to drive display modules.

SECTION - II

- *Q4*) Solve any three :
 - a) With neat diagram discuss principle and working of Pulse oximeter. [6]
 - b) Discuss ECG signal characteristics from design perspective. [6]
 - c) How precautions in software can improve immunity against EMI interference. [6]
 - d) Discuss methods to reduce emission from microprocessor clock or ALE signal. [6]
- Q5) Solve any two
 - a) What should be CMRR of differential input ECG amplifier if maximum common mode signal picked from 230 Vol AC mains is 1.5 volts (RMS), maximum Differential ECG signal is 2.5mv (RMS)and output of ECG amplifier is given to a 12 bit ADC with, ADC reference voltage of 4.096 Volts.
 - b) Plan design and schematic diagram of blood glucose measurement to meet following specifications. [8]
 - i) Glucose measurement range: 20 mg/dl to 600 mg/dl (1 mmol/l to 33 mmol/l)
 - ii) Test strip sensing: To detect insertion of the test
 - iii) Provision to trigger microcontroller to detect blood sample on strip
 - iv) Starts recording the ADC readings, 1.5 seconds after the test sample is placed on the test strip and calculates the average

- v) Calculates the glucose concentration using the regression equation (or Lookup table approach)
- vi) Draw flowchart of firmware to be implemented on microcontroller of your choice
- Plan design and schematic of infusion pump drug delivery system, discuss design.
- *Q6*) Solve any two
 - a) Design step up DC to DC converter with input 5 Volts DC and output 12 Volts DC with Output current not more than 500 ma and ripple not more than 100 mv. [8]
 - b) Plan and drawschematic of a Microcontroller based battery charger for lead acid battery of 12 volts 30 amp-hrs. The charger should follow following algorithm: Till battery voltage reaches 13.5, charge battery with constant current of 2 amps. If battery voltage crosses above 13.5 volts the current to battery should be cutoff, allowing the battery voltage to decay until it descends past the low limit (12.5V). A low current charge (150 mA) is then applied to againbring the battery voltage up past the high limiti.e 13.5 volts. The driftdown/trickle charge cycle repeats till battery removed from charger. Draw flowchart of program. Assume suitable data when needed.



c) With suitabl circuit diagram and waveform explain working of Step down DC to DC converter. [8]

SV-173

Total No. of Pages : 2

T.E. (Electronics) (Semester - VI) (Revised) Examination, May - 2019 DIGITAL SIGNAL PROCESSING Sub. Code : 66851

Day and Date : Monday, 13-05-2019 Time : 10.00 a.m. to 1.00 p.m.

Instructions : 1) Figures to right indicate full marks.

2) Assume suitable data if required.

SECTION-I

Q1) Attempt any Two :

Seat

No.

- a) Explain in detail Radix 2, DIF FFT Algorithm.
- b) Compare Overlap Save method and Overlap add Method of Sectioned Convolution.
- c) State and Prove any two properties of DFT.

Q2) Attempt any Two :

- a) Find the inverse DFT of $X(k) = \{1, 2, 3, 4\}$.
- b) Explain various applications of Wavelet Transform.
- c) What are the advantages and disadvantages of FIR Filters? What is the necessary and sufficient condition for the linear phase characteristic of an FIR Filter?

Q3) Attempt any Two :

- a) Design a FIR high pass filter with cutoff frequency of 1.5 KHz and sampling frequency of 5KHz with 7 samples using Fourier Series Method. Determine the frequency response.
- b) Compare various types of window functions used in Design of FIR Filters.
- c) Explain in detail step by design of FIR filter using Kaiser Window.

Total Marks : 100

[16]

[18]

[18]

[16]

[16]

SECTION-II

Q4) Attempt any Two :

- a) Explain in detail bilinear Transformation Method.
- b) Determine H(z) using the impulse invariant Technique for the analog system function

 $H(S) = \frac{1}{(s+0.5)(s^2+0.5s+2)}.$

- c) Explain in detail various steps in design of digital Butterworth IIR Low pass Filter.
- *Q5*) Attempt any Two :
 - a) Explain in detail Cascade form and Parallel form of Realization of IIR Systems.
 - b) Explain various addressing modes of TMS320C67XX Processor.
 - c) Write a note on 'Effect of Finite Word Length'.

Q6) Attempt any Two :

- a) Explain the need of Multirate Digital Signal Processing. Give some Examples of Multirate Systems.
- b) Explain Decimation and Interpolation Process with example.

c) Explain in detail two Stage Interpolator.

	SV	-	1′	7	1
Fotal No.	of Pa	ag	es	:	2

T.E. (Electronics) (Semester - V) Examination, May - 2019 DIGITAL COMMUNICATION (Revised) Sub. Code : 66284

Day and Date : Wednesday, 08 - 05 - 2019 Time : 02.30 p.m. to 05.30 p.m. Total Marks : 100

Instructions : 1) All questions are compulsory.2) Figures to the right indicate full marks.

SECTION - I

Q1) Attempt any three:

- a) What is CDF? Explain its properties in brief with proof.
- b) Explain joint distribution function for discrete and continuous signal.
- c) Write note on "Gaussian distribution"
- d) What is the need of frame synchronization? Explain.

Q2) Attempt any two:

- a) Derive an expression for signal to noise ratio in PCM based system.
- b) An audio signal has spectral component present in the range of 300 Hz to 3300 Hz. A PCM signal is generated by sampling frequency of 8 KHz. The minimum value of signal to noise ratio is 30 dB. Calculate:
 - i) The minimum level of quantization levels Q and number of binary digits per word, N.
 - ii) Signaling rate.
 - iii) Minimum transmission Bandwidth.
- c) Draw and explain with block diagram Linear Delta modulation.

[16]

[18]

жжж

-2-

Split phase Manchester format

Explain the Mth power loop method for carrier recovery.

What is quantization? Explain in detail Uniform quantization.

Represent the data 10101001 using the following data formats with the

SECTION - II

Q4) Attempt any two:

Q3) Attempt any two:

i)

ii)

iii)

iv)

help of waveform:

Biphase -M

Bipolar NRZ

Uni-polar RZ

a)

b)

c)

- a) What is the ISI? Explain its cause and remedy to reduce.
- b) Discuss the properties and application of matched filter.
- c) What is the necessity of equalization in digital transmission? What is adaptive modulation?

Q5) Attempt any two:

- a) Explain the QPSK modulation scheme with suitable transmitter and receiver diagram.
- b) Draw and explain Duo-binary baseband PAM system.
- c) Explain transmitter and receiver of FSK with neat diagram and waveform.
- *Q6*) Attempt any two:
 - a) Explain eye pattern with suitable diagram.
 - b) Explain Direct sequence spread spectrum (DSSP) and state its advantages.
 - c) With help of neat diagram explain Frequency hopping spread spectrum.

- SV 171
 - [16]

[18]

[16]

Total No. of Pages : 2

Total Marks : 100

T.E. (Electronics Engineering) (Semester - VI) (Revised) **Examination, May - 2019 COMPUTER ARCHITECTURE & OPERATING SYSTEMS** Sub. Code : 66854

Day and Date : Tuesday, 21 - 05 - 2019

Time : 10.00 a.m. to 01.00 p.m.

Seat No.

Instructions : All questions are compulsory. 1)

> 2) Assume suitable data if necessary.

3) Figures to the right indicate full marks.

<u>SECTION - I</u>

Q1) Answer Any Two of the following :

- Explain two's complement multiplier. a)
- Describe Booth's algorithm for multiplication. State its advantages. b)

Draw a flowchart of the accumulator based CPU. c)

Q2) Answer Any Two of the following :

- Explain the design of control unit organization of typical microa) programmed controller.
- Draw and explain IEEE-754 Floating point data format. b)
- Draw and explain floating point pipelined adder. c)
- Q3) Answer Any Three of the following :
 - What is meant by system software? List the various types with its use. a)
 - Define the terms b)
 - I/O Manager i)
 - Multitasking ii)
 - Spooling iii)
 - Explain combinational array multiplier. c)
 - d) Explain Robertson's multiplication algorithm.

JK-94482

[18]

[16]

[16]

P.T.O.

 $[2 \times 8 = 16]$

SECTION - II

- *Q4*) Answer Any Two of the following :
 - a) What is CPU starvation? Explain any method to avoid it.
 - b) Explain Process control block in detail with neat diagram.
 - c) What is a reentrant code? Explain its effect on shared memory concept.
- Q5) Answer Any Two of the following :
 - a) Explain memory fragmentation in detail. Explain two types of fragmentation.
 - b) Explain demand paging in detail with neat diagram.
 - c) Explain process synchronization and resource synchronization with reference to semaphores.
- **Q6**) Write short notes on any three of the following :
 - a) Race Condition
 - b) Deadlock
 - c) Page replacement methods
 - d) Process Vs Threads

 $[3 \times 6 = 18]$ SUK-94482

 $\sim \sim \sim \sim$

 $[2 \times 8 = 16]$



Time : 2.30 p.m. to 5.30 p.m.

Total Marks : 100

- **Instructions :** 1) All questions are compulsory.
 - 2) Assume suitable data if required and mention it clearly.
- For the mechanical system shown in Fig. 1a construct grounded chair **Q1**) a) representation and find equation relating f to x and x to y[6]



- b) Explain mathematical model of hydraulic system. [6]
- Construct direct and Inverse analog for Electrical circuit shown in fig. c) Find mechanical circuit with equations. [6]



SV-86

[8]

- Q2) a) What do you mean by linearization of non-linear function. Explain geometric, interpretation of error in the measurement of area of a rectangle having width W and length L. [8]
 - b) Find the transfer function for the block diagram shown in fig.



Q3) a) Pole zero configuration of the overall transfer function is shown in fig. Determine its response for unit step input. [8]



b) The step response of a second order control, control system is shown in figure. Determine closed loop transfer function of the system. [8]



SV-86

Q4) a) Using Rootn stability criterion. Determine stability of system having its open loop transfer function has poles at s = 0, s = -1, s = -3 and zero at s = -5 take gain k = 10. [8]

b) Sketch root locus for
$$G(s) \cdot H(s) = \frac{k(s+2)}{(s+1+j\sqrt{3})(s+1-j\sqrt{3})}$$
. [10]

- Q5) a) Draw bode plot for transfer function $G(s) = \frac{1000}{s(1+0.1s)(1+0.001s)}$. Determine gain margin and phase margin. [10]
 - b) Calculate break in point and angle of departure for control system given by characteristic equation $s^2 + 2s + 3 + k(s+2) = 0$. [6]
- Q6) a) Determine state space representation and computer diagram using series

programming
$$y(t) = \frac{2(D+5)}{(D+2)(D+3)(D+4)} f(t)$$
. [8]

b) Determine state space representation and computer diagram using general

programming
$$y(t) = \frac{D+3}{D^3 + 9D^2 + 24D + 20} f(t)$$
. [8]

HHH

SUX-81026

SUK-8102E

SV - 172

Total No. of Pages : 2

Total Marks : 100

T.E. (Electronics) (Semester - V) (Pre-Revised) Examination, May - 2019 DIGITAL SYSTEM DESIGN (Old) Sub. Code : 45591

Day and Date : Friday, 10 - 05 - 2019

Time : 02.30 p.m. to 06.30 p.m.

Seat No.

Instructions : 1) All questions are compulsory.

- 2) Figures to the right indicate full marks.
- 3) Assume suitable data if required.

SECTION - I

Q1) Attempt any THREE :

a) Write syntax for following VHDL statements

- i) with_select
- ii) Process
- iii) Case

b) Write a VHDL code for 1-bit magnitude comparator.

- c) Write a note on data types available in VHDL.
- d) Write a note on "Signal" & "Variable".

Q2) Attempt any TWO :

- a) Write a note on "Clock Skew" & "Clock Jitter".
- b) Draw and explain VLSI design flow.
- c) Write a note on operators available in VHDL.

Q3) Attempt any TWO :

- a) Write a VHDL Code for BCD up-down counter in behavioral modeling.
- b) Write a VHDL code for D-FF using.
 - i) Synchronous reset
 - ii) Asynchronous reset
- c) Explain Mealy machine & Moore machine with suitable examples.

 $[3 \times 6 = 18]$

 $[2 \times 8 = 16]$

 $[2 \times 8 = 16]$

P.T.O.

SECTION - II

Q4) Attempt any THREE :

- a) Write a note array and data attributes.
- b) What are the different phases of simulation cycle?
- c) Draw and explain function block of XC9572 CPLD.
- d) With neat labeled diagram explain BIST testing technique.
- *Q5*) Attempt any TWO :
 - a) Explain the working of event driven simulators with the help of flowchart.
 - b) Draw and explain architecture of XC9572 CPLD.
 - c) Draw and explain s_a_0 & s_a_1 model of testing.

Q6) Attempt any TWO :

- a) Draw and explain CLB of xc2s30 Spartan-II FPGA.
- b) Explain Inertial and Transport delays with appropriate diagrams.

 $\sim \sim \sim \sim$

-2-

c) Draw and explain designing of Datapath for EC-2 processor.

$[3 \times 6 = 18]$

 $[2 \times 8 = 16]$

 $[2 \times 8 = 16]$